

[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [Alerts](#) |

Welcome United States Patent and Trademark Office

[Search Results](#)[BROWSE](#)[SEARCH](#)[IEEE Xplore GUIDE](#)

Results for "((current mirror and delay)<in>metadata)"

Your search matched 2 of 1144303 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by **Relevance in Descending** order.[» View Session History](#)[» New Search](#)**Modify Search**[» Key](#) **IEEE JNL** IEEE Journal or Magazine Check to search only within this results set**IEE JNL** IEE Journal or Magazine**Display Format:** Citation Citation & Abstract**IEEE CNF** IEEE Conference Proceeding**Select Article Information****IEE CNF** IEE Conference Proceeding**1. Design of a switched-current median filter**

Tse, C.K.; Chun, K.C.;

Circuits and Systems II: Analog and Digital Signal Processing, IEEE Transactions on [s and Systems II: Express Briefs, IEEE Transactions on]

Volume 42, Issue 5, May 1995 Page(s):356 - 359

[AbstractPlus](#) | [Full Text: PDF\(332 KB\)](#) **IEEE JNL****2. A 1-Gb/s/pin 512-Mb DDRII SDRAM using a digital DLL and a slew-rate-controlled**

Matano, T.; Takai, Y.; Takahashi, T.; Sakito, Y.; Fujii, I.; Takaishi, Y.; Fujisawa, H.; Kub S.; Arai, K.; Morino, M.; Nakamura, M.; Miyatake, S.; Sekiguchi, T.; Koyama, K.; Solid-State Circuits, IEEE Journal of

Volume 38, Issue 5, May 2003 Page(s):762 - 768

[AbstractPlus](#) | [References](#) | [Full Text: PDF\(671 KB\)](#) **IEEE JNL**[Help](#) [Contact Us](#) [Privacy &:](#)

© Copyright 2005 IEEE -

indexed by

Inspec